



# 16-Bit, Single-Channel, Low-Noise, Voltage-Output DIGITAL-TO-ANALOG CONVERTER

## FEATURES

- Relative Accuracy: ±0.5 LSB
- 16-Bit Monotonic Over Temperature Range
- Low-Noise: 24nV/<del>/</del>Hz
- Fast Settling: 5µs
- On-Chip Output Buffer Amplifier with Rail-to-Rail Operation
- Wide, Single Power Supply: +2.7V to +5.5V
- DAC Loading Control
- Selectable Power-On Reset to Zero-Scale or Midscale
- Power-Down Mode
- Unipolar Straight Binary or 2's Complement Input Mode
- Fast SPI™ Interface with Schmitt-Triggered Inputs:

Up To 50MHz, 1.8V/3V/5V Logic

• Small Package: QFN-24, 4x4mm

# APPLICATIONS

- Industrial Process Control
- Data Acquisition Systems
- Automatic Test Equipment
- Communications
- Optical Networking

# DESCRIPTION

The DAC8881 is a 16-bit, single-channel, voltage-output digital-to-analog converter (DAC) that offers low-power operation and a flexible SPI serial interface. It also features 16-bit monotonicity, excellent linearity, and fast settling time. The on-chip precision output amplifier allows rail-to-rail output swing to be achieved over the full supply range of 2.7V to 5.5V.

The device supports a standard SPI serial interface capable of operating with input data clock frequencies up to 50MHz. The DAC8881 requires an external reference voltage to set the output range of the DAC channel. A programmable power-on reset circuit is also incorporated into the device to ensure that the DAC output powers up at zero-scale or midscale, and remains there until a valid write command.

Additionally, the device has the capability to function in either unipolar straight binary or 2's complement mode. The DAC8881 provides a power-down feature, accessed over the PDN pin, that reduces the current consumption to  $25\mu$ A at 5V. Power consumption is 6mW at 5V, reducing to  $125\mu$ W in power-down mode.

The DAC8881 is available in a 4x4mm QFN-24 package with a specified operating temperature range of  $-40^{\circ}$ C to  $+105^{\circ}$ C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DSP is a trademark of Texas Instruments.

**6**3

SPI, QSPI are trademarks of Motorola, Inc.

MICROWIRE is a trademark of National Semiconductor. All other trademarks are the property of their respective owners. 

#### SBAS422A-JULY 2007-REVISED SEPTEMBER 2007

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **ORDERING INFORMATION**<sup>(1)</sup>

PRODUCT	PACKAGE- LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING
DAC8881	QFN-24	RGE	–40°C to +105°C	DAC8881

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this data sheet, or see the TI website at www.ti.com.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating free-air temperature range (unless otherwise noted).

		DAC8881	UNIT
AV <sub>DD</sub> to AGND		-0.3 to 6	V
DV <sub>DD</sub> to DGND		-0.3 to 6	V
IOV <sub>DD</sub> to DGND		-0.3 to 6	V
Digital input voltage to DGND		-0.3 to IOV <sub>DD</sub> + 0.3	V
V <sub>OUT</sub> to AGND		–0.3 to AV <sub>DD</sub> + 0.3	V
Operating temperature range	Operating temperature range		°C
Storage temperature range		-65 to +150	°C
Maximum junction temperature (T <sub>J</sub>	max)	+150	°C
ESD rotings	Human body model (HBM)	3000	V
	Charged device model (CDM)	1000	V

(1) Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



# **ELECTRICAL CHARACTERISTICS**

All specifications at  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $AV_{DD} = DV_{DD} = +2.7V$  to +5.5V,  $IOV_{DD} = +1.8V$  to +5.5V, gain = 1X mode, unless otherwise noted.

				DAC8881		
PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
ACCURACY						
Linearity error	Measured by line pass	sing through codes 0200h and FE00h		±0.5	±1	LSB
Differential linearity error	Measured by line pass	sing through codes 0200h and FE00h		±0.25	±1	LSB
Monotonicity			16			Bits
Zara apolo arror	$T_A = +25^{\circ}C$ , code = 02	200h			±4	LSB
Zero-scale error	$T_{MIN}$ to $T_{MAX}$ , code = 0	)200h			±8	LSB
Zero-scale drift	Code = 0200h			±0.5	±1	ppm/°C of FSR
Gain error	$T_A = +25^{\circ}C$ , Measured 0200h and FE00h	d by line passing through codes		±4	±8	LSB
Gain temperature drift	Measured by line pass	sing through codes 0200h and FE00h		±0.5	±1	ppm/°C
PSRR	$V_{OUT}$ = full-scale, $AV_{DI}$	<sub>D</sub> = +5V ±10%			2	LSB/V
ANALOG OUTPUT <sup>(1)</sup>						
Voltage output <sup>(2)</sup>			0		AV <sub>DD</sub>	V
Outeut us kansa daitt us times	Device operating for 5		5		ppm of FSR	
Output voltage drift vs time	Device operating for 1	000 hours		8		ppm of FSR
Output current			2.5		mA	
Maximum load capacitance				200		pF
Short-circuit current				+31, –50		mA
REFERENCE INPUT <sup>(1)</sup>						
	$AV_{DD} = +5.5V$	1.25	5.0	AV <sub>DD</sub>	V	
V <sub>REFH</sub> input voltage range	$AV_{DD} = +3V$	1.25	2.5	AV <sub>DD</sub>	V	
V <sub>REFH</sub> input capacitance				5		pF
V <sub>REFH</sub> input impedance				4.5		kΩ
V <sub>REFL</sub> input voltage range			-0.2	0	+0.2	V
V <sub>REFL</sub> input capacitance				4.5		pF
V <sub>REFL</sub> input impedance				5		kΩ
DYNAMIC PERFORMANCE <sup>(1)</sup>						
Settling time	To ±0.003% FS, $R_L = F000h$	10k $\Omega$ , C <sub>L</sub> = 50pF, code 1000h to		5		μs
Slew rate	From 10% to 90% of 0	OV to +5V		2.5		V/µs
		V <sub>REFH</sub> = 5V, gain = 1X mode		37		nV-s
		V <sub>REFH</sub> = 2.5V, gain = 1X mode		18		nV-s
Code change glitch	Code = 7FFFh to 8000h to 7EFFh	V <sub>REFH</sub> = 1.25V, gain = 1X mode		9		nV-s
		V <sub>REFH</sub> = 2.5V, gain = 2X mode		21		nV-s
		V <sub>REFH</sub> = 1.25V, gain = 2X mode		10		nV-s
Digital feedthrough				1		nV-s
	f = 1 kHz to 100kHz,	Gain = 1		24	30	nV/√Hz
Output noise voltage density	full-scale output	Gain = 2		40	48	nV/√Hz
Output noise voltage	f = 0.1Hz to 10Hz, full	-scale output		2		μV <sub>PP</sub>

(1) Ensured by design. Not production tested.

(2) The output from the V<sub>OUT</sub> pin = [(V<sub>REFH</sub> – V<sub>REFL</sub>)/65536] × CODE × Buffer GAIN + V<sub>REFL</sub>. The maximum range of V<sub>OUT</sub> is 0V to AV<sub>DD</sub>. The full-scale of the output must be less than AV<sub>DD</sub>; otherwise, output saturation occurs.

# ELECTRICAL CHARACTERISTICS (continued)

All specifications at  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $AV_{DD} = DV_{DD} = +2.7V$  to +5.5V,  $IOV_{DD} = +1.8V$  to +5.5V, gain = 1X mode, unless otherwise noted.

		D	DAC8881		
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL INPUTS <sup>(3)</sup>					
	$IOV_{DD} = 4.5V$ to 5.5V	3.8		$IOV_{DD} + 0.3$	V
High-level input voltage, V <sub>IH</sub>	$IOV_{DD} = 2.7V$ to $3.3V$	2.1		$IOV_{DD} + 0.3$	V
	$IOV_{DD} = 1.7V$ to 2.0V	1.5		$IOV_{DD} + 0.3$	V
	$IOV_{DD} = 4.5V$ to 5.5V	-0.3		0.8	V
Low-level input voltage, $V_{\text{IL}}$	$IOV_{DD} = 2.7V$ to $3.3V$	-0.3		0.6	V
	$\begin{array}{c c c c c c c c c c c c c c c c c c c $		0.3	V	
Digital input current (IIN)			±1	±10	μA
Digital input capacitance			5		pF
DIGITAL OUTPUT <sup>(3)</sup>				·	
	$IOV_{DD} = 2.7V$ to 5.5V, $I_{OH} = -1mA$	IOV <sub>DD</sub> - 0.2			V
High-level output voltage, V <sub>OH</sub>	$IOV_{DD} = 1.7V$ to 2.0V, $I_{OH} = -500\mu A$	IOV <sub>DD</sub> - 0.2			V
	$IOV_{DD} = 2.7V$ to 5.5V, $I_{OL} = 1mA$			0.2	V
Low-level output voltage, v <sub>OL</sub>	$IOV_{DD} = 1.7$ to 2.0V, $I_{OL} = 500\mu A$			0.2	V
POWER SUPPLY				·	
AV <sub>DD</sub>		+2.7		+5.5	V
DV <sub>DD</sub>		+2.7		+5.5	V
IOV <sub>DD</sub>		+1.7		$DV_DD$	V
Al <sub>DD</sub>	$V_{IH} = IOV_{DD}, V_{IL} = DGND$			1.5	mA
DI <sub>DD</sub>	$V_{IH} = IOV_{DD}, V_{IL} = DGND$		1	10	μA
IOI <sub>DD</sub>	$V_{IH} = IOV_{DD}, V_{IL} = DGND$		1	10	μA
Al <sub>DD</sub> power-down	$PDN = IOV_{DD}$		25	50	μA
Power dissipation	$AV_{DD} = DV_{DD} = 5.0V$		6	7.5	mW
TEMPERATURE RANGE					
Specified performance		-40		+105	°C

(3) Ensured by design. Not production tested.



### **PIN CONFIGURATION**



(1) The thermal pad is internally connected to the substrate. This pad can be connected to the analog ground or left floating. Keep the thermal pad separate from the digital ground, if possible.

#### **TERMINAL FUNCTIONS**

TERMINAL			
NO.	NAME	I/O	DESCRIPTION
1	SCLK	I	SPI bus serial clock input
2	SDI	I	SPI bus serial data input
3	LDAC	I	Load DAC latch control input (active low). When <u>LDAC</u> is low, the DAC latch is transparent, and the contents of the input register are transferred to the DAC latch. The DAC output changes to the corresponding level simultaneously when the DAC latch is updated.
4	AGND	I	Analog ground
5	AV <sub>DD</sub>	I	Analog power supply
6	V <sub>REFL</sub> -S	I	Reference low input sense
7	V <sub>REFH</sub> -S	I	Reference high input sense
8	V <sub>OUT</sub>	0	Output of output buffer
9	R <sub>FB</sub>	I	Feedback resistor connected to the inverting input of the output buffer.
10	V <sub>REFL</sub> -F	I	Reference low input force
11	V <sub>REFH</sub> -F	I	Reference high input force
12	NC	_	Do not connect.
13	NC	_	Do not connect.
14	RSTSEL	I	Selects the value of the output from the $V_{OUT}$ pin after power-on or hardware reset. If RSTSEL = IOV <sub>DD</sub> , then register data = 8000h. If RSTSEL = DGND, then register data = 0000h.
15	GAIN	I	Buffer gain setting. Gain = 1 when the pin is connected to DGND; Gain = 2 when the pin is connected to IOV <sub>DD</sub> .
16	USB/BTC	I	Input data format selection. Input data are straight binary format when the pin is connected to IOV <sub>DD</sub> , and in two's complement format when the pin is connected to DGND.
17	RST	I	Reset input (active low). Logic low on this pin causes the device to perform a reset.
18	PDN	I	Power-down input (active high). Logic high on this pin forces the device into power-down status. In power-down, the $V_{OUT}$ pin connects to AGND through 10k $\Omega$ resistor.
19	CS	I	SPI bus chip select input (active low). Data bits are not clocked into the serial shift register unless $\overline{CS}$ is low. When $\overline{CS}$ is high, SDO is in high-impedance status.
20	SDOSEL	I	SPI serial data output selection. When SDOSEL is tied to IOV <sub>DD</sub> , the contents of the existing input register are shifted out from the SDO pin; this is Stand-Alone mode. When SDOSEL is tied to DGND, the contents in the SPI input shift register are shifted out from the SDO pin; this is Daisy-Chain mode for daisy chaining communication.
21	DV <sub>DD</sub>	I	Digital power supply (connect to AV <sub>DD</sub> , pin 5)
22	DGND	I	Digital ground
23	SDO	0	SPI bus serial data output. Refer to the <i>Timing Diagrams</i> for further detail.
24	IOV <sub>DD</sub>	I	Interface power. Connect to +1.8V for 1.8V logic, +3V for 3V logic, and to +5V for 5V logic.

### TIMING DIAGRAMS

Case 1: Standalone operation without SDO, LDAC tied low.



Case 2: Standalone operation without SDO, LDAC active.



Figure 1. Timing Diagram of Standalone Operation without SDO

# TIMING CHARACTERISTICS for Figure 1<sup>(1)(2)(3)</sup>

At -40°C to +105°C, unless otherwise noted.

	PARAMETER	CONDITIONS	MIN	MAX	UNIT
£		$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$		40	MHz
ISCLK	Maximum clock frequency	$3.6 \le \text{DV}_{\text{DD}} \le 5.5\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$		50	MHz
		$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	50		ns
t <sub>1</sub>	Minumum CS nigh time	$3.6 \le DV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le DV_{DD}$	30		ns
	CE falling adapte SCLK riging adap	$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	10		ns
t <sub>2</sub>	CS failing edge to SCLK fising edge	$3.6 \le DV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le DV_{DD}$	8		ns
	SCLK falling edge to CS falling edge setup	$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	10		ns
t <sub>3</sub> tin	time	$3.6 \le \text{DV}_{\text{DD}} \le 5.5\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	10		ns
t <sub>4</sub> SCLK		$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	10		ns
	SCER IOW LITTLE	$3.6 \le DV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le DV_{DD}$	10		ns
	CCI K high time	$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	15		ns
15	SCLK high lime	$3.6 \le DV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le DV_{DD}$	10		ns
		$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	25		ns
ι <sub>6</sub>	SCER cycle line	$3.6 \le DV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le DV_{DD}$	20		ns
+	$SCLK$ riging edge to $\overline{CS}$ riging edge	$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	10		ns
17	SCER IIsing edge to CS IIsing edge	$3.6 \le DV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le DV_{DD}$	10		ns
	Innut data actus tima	$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	8		ns
ι <sub>8</sub>	input data setup time	$3.6 \le DV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le DV_{DD}$	5		ns
+	Input data hald time	$2.7 \leq \mathrm{DV}_\mathrm{DD} < 3.6\mathrm{V},  2.7 \leq \mathrm{IOV}_\mathrm{DD} \leq \mathrm{DV}_\mathrm{DD}$	5		ns
lg		$3.6 \le DV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le DV_{DD}$	5		ns
	$\overline{CS}$ riging adapts $\overline{LDAC}$ folling adapt	$2.7 \leq \mathrm{DV}_\mathrm{DD} < 3.6\mathrm{V},  2.7 \leq \mathrm{IOV}_\mathrm{DD} \leq \mathrm{DV}_\mathrm{DD}$	10		ns
<sup>1</sup> 14	Consing edge to LDAC failing edge	$3.6 \le \text{DV}_{\text{DD}} \le 5.5 \text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	5		ns
+		$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	15		ns
45		$3.6 \le DV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le DV_{DD}$	10		ns

(1)

All input signals are specified with  $t_R = t_F = 2ns (10\% \text{ to } 90\% \text{ of } IOV_{DD})$  and timed from a voltage level of  $IOV_{DD}/2$ . Ensured by design. Not production tested. Sample tested during the initial release and after any redesign or process changes that may affect these parameters. (2) (3)

Case 1: Standalone operation with output from SDO, LDAC tied low.



Case 2: Standalone operation with output from SDO, LDAC active.



Figure 2. Timing Diagram of Standalone Operation with SDO



Case 1: Daisy Chain, LDAC tied low.



Case 2: Daisy Chain, LDAC active.



Figure 3. Timing Diagram of Daisy Chain Mode, Two Cascaded Devices



# TIMING CHARACTERISTICS for Figure 2 and Figure 3<sup>(1)(2)(3)</sup>

At  $-40^{\circ}$ C to  $+105^{\circ}$ C, unless otherwise noted.

	PARAMETER	CONDITIONS	MIN	MAX	UNIT
	Mandanana ala di Garananana	$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$		20	MHz
ISCLK	Maximum clock frequency	$3.6 \le DV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le DV_{DD}$		25	MHz
		$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	50		ns
ı <sub>1</sub> iv	Minumum CS nign time	$3.6 \le DV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le DV_{DD}$	30		ns
	CO tallian adapta COLIX vising adapt	$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	10		ns
τ <sub>2</sub>	CS failing edge to SCLK rising edge	$3.6 \le DV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le DV_{DD}$	8		ns
	SCLK falling edge to $\overline{CS}$ falling edge setup	$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	10		ns
t <sub>3</sub>	time	$3.6 \le \text{DV}_{\text{DD}} \le 5.5 \text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	10		ns
		$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	25		ns
t <sub>4</sub>	SCLK low time	$3.6 \le DV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le DV_{DD}$	20		ns
		$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	25		ns
t <sub>5</sub> 5	SCLK nigh time	$3.6 \le DV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le DV_{DD}$	20		ns
		$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	50		ns
τ <sub>6</sub>	SCLK cycle time	$3.6 \le DV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le DV_{DD}$	40		ns
	$SCLV$ riging edge to $\overline{CS}$ riging edge	$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	10		ns
۱ <sub>7</sub>	SCLK IIsing edge to CS IIsing edge	$3.6 \le DV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le DV_{DD}$	10		ns
		$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	5		ns
τ <sub>8</sub>	input data setup time	$3.6 \le \text{DV}_{\text{DD}} \le 5.5 \text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	5		ns
		$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	5		ns
τ <sub>9</sub>	input data noid time	$3.6 \le DV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le DV_{DD}$	5		ns
	CDO active from CO felling adapt	$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$		15	ns
τ <sub>10</sub>	SDO active from CS failing edge	$3.6 \le \text{DV}_{\text{DD}} \le 5.5 \text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$		10	ns
	CDO data walid from COUK falling adap	$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$		20	ns
L <sub>11</sub>	SDO data valid from SCLK failing edge	$3.6 \le DV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le DV_{DD}$		15	ns
	SDO data hald from SOLK rising adap	$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	25		ns
ι <sub>12</sub>	SDO data hold from SCLK fising edge	$3.6 \le DV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le DV_{DD}$	20		ns
	$SDO$ Lligh Z from $\overline{CS}$ rising adapt	$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$		8	ns
ι <sub>13</sub>	SDO High-2 from CS fising edge	$3.6 \le DV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le DV_{DD}$		5	ns
	CC rising adapts to DAC folling adapt	$2.7 \le \text{DV}_{\text{DD}} < 3.6\text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	10		ns
<sup>1</sup> 14	Consing edge to LDAC failing edge	$3.6 \le DV_{DD} \le 5.5V, 2.7 \le IOV_{DD} \le DV_{DD}$	5		ns
+		$2.7 \le DV_{DD} < 3.6V, 2.7 \le IOV_{DD} \le DV_{DD}$	15		ns
<sup>1</sup> 15	LDAC pulse widin	$3.6 \le \text{DV}_{\text{DD}} \le 5.5 \text{V}, 2.7 \le \text{IOV}_{\text{DD}} \le \text{DV}_{\text{DD}}$	10		ns

(1)

(2) (3)

All input signals are specified with  $t_R = t_F = 2ns (10\% \text{ to } 90\% \text{ of } IOV_{DD})$  and timed from a voltage level of  $IOV_{DD}/2$ . Ensured by design. Not production tested. Sample tested during the initial release and after any redesign or process changes that may affect these parameters.



## TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +5V







# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +5V (continued)

# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +5V (continued)

At  $T_A = +25^{\circ}C$ ,  $V_{REFH} = +5.0V$ ,  $V_{REFL} = 0V$ , and Gain = 1X Mode, unless otherwise noted.

TEXAS TRUMENTS







# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +5V (continued)



# TYPICAL CHARACTERISTICS: $V_{DD} = +5V$ (continued)



# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +5V (continued)



# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +2.7V



DIFFERENTIAL LINEARITY ERROR

vs REFERENCE VOLTAGE



## TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +2.7V (continued)

At  $T_A = +25^{\circ}C$ ,  $V_{REFH} = +2.5V$ ,  $V_{REFL} = 0V$ , and Gain = 1X Mode, unless otherwise noted.

LINEARITY ERROR

vs REFERENCE VOLTAGE

TEXAS FRUMENTS www.ti.com



# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +2.7V (continued)

At T<sub>A</sub> = +25°C, V<sub>REFH</sub> = +2.5V, V<sub>REFL</sub> = 0V, and Gain = 1X Mode, unless otherwise noted.



# TYPICAL CHARACTERISTICS: V<sub>DD</sub> = +2.7V (continued)

At  $T_A = +25^{\circ}C$ ,  $V_{REFH} = +2.5V$ ,  $V_{REFL} = 0V$ , and Gain = 1X Mode, unless otherwise noted.



Figure 64.

Figure 65.



# THEORY OF OPERATION

### **GENERAL DESCRIPTION**

The DAC8881 is a single-channel, 16-bit, serial-input, voltage-output digital-to-analog converter (DAC). The architecture is an R-2R ladder configuration with the four MSBs segmented, followed by an operational amplifier that serves as a buffer, as shown in Figure 66. The on-chip output buffer allows rail-to-rail output swings while providing a low output impedance to drive loads. The DAC8881 operates from a single analog power supply that ranges from 2.7V to 5.5V, and typically consumes 850µA when operating with a 3V supply. Data are written to the device in a 16-bit word format, via an SPI serial interface. To enable compatibility with 1.8V, 3V, or 5V logic families, an  $IOV_{DD}$  supply pin is provided. This pin allows the DAC8881 input and output logic to be powered from the same logic supply used to interface signals to and from the device. Internal voltage translators are included in the DAC8881 to interface digital signals to the device core. Separate  $AV_{DD}$  and  $DV_{DD}$  supply pins are provided, but should be connected together. See Figure 67 for the basic configuration of the DAC8881.

To ensure a known power-up state, the DAC8881 is designed with a power-on reset function. Upon power-up, the DAC8881 is reset to either zero-scale or midscale depending on the state of the RSTSEL pin. The device can also be hardware reset by using the RST and RSTSEL pins.



Figure 66. DAC8881 Architecture





Figure 67. Basic Configuration



## ANALOG OUTPUT

The DAC8881 offers a force and sense output configuration for the high open-loop gain output amplifier. This feature allows the loop around the output amplifier to be closed at the load (as shown in Figure 68), thus ensuring an accurate output voltage. The output buffer V<sub>OUT</sub> and R<sub>FB</sub> pins are provided so that the output op amp buffer feedback can be connected at the load. Without a driven load, the DAC8881 output typically swings to within 15mV of the AGND and AV<sub>DD</sub> supply rails. Because of the high accuracy of these DACs, system design problems such as grounding and contact resistance become very important. A 16-bit converter with a 5V full-scale range has a 1LSB value of 76µV. With a load current of 1mA, a series wiring and connector resistance of only  $80m\Omega$  (R<sub>W2</sub>) causes a voltage drop of  $80\mu$ V. In terms of a system layout, the resistivity of a typical 1-ounce copper-clad printed circuit board is  $0.5m\Omega$  per square. For a 1mA load, a 0.25mm wide printed circuit conductor 25mm long results in a voltage drop of  $50\mu$ V.



Figure 68. Analog Output Closed-Loop Configuration (R<sub>w1</sub> and R<sub>w2</sub> represent wiring resistance)



## **REFERENCE INPUTS**

The reference high input,  $V_{REFH}$ , can be set to any voltage in the range of 1.25V to  $AV_{DD}$ . The reference low input,  $V_{REFL}$ , can be set to any voltage in the range of -0.2V to +0.2V (to provide a small offset to the output of the DAC8881, if desired). The current into  $V_{REFH}$  and out of  $V_{REFL}$  depends on the DAC code, and can vary from approximately 0.5mA to 1mA in the gain = 1X mode of operation. The reference high and low inputs appear as varying loads to the external reference circuit. If the external references can source or sink the required current, and if low impedance connections are made to the  $V_{REFH}$  and  $V_{REFL}$  pins, external reference buffers are not required. Figure 67 shows a simple configuration of the DAC8881 using external references without force/sense reference buffers.

Kelvin sense connections for the reference high and low are included on the DAC8881. When properly used with external reference buffer op amps, these reference Kelvin sense pins ensure that the driven reference high and low voltages remain stable versus varying reference load currents. Figure 69 shows an example of a reference force/sense configuration of the DAC8881 operating from a single analog supply voltage. Both the  $V_{REFL}$  and  $V_{REFH}$  reference voltages are set to levels of 100mV from the DAC8881 supply rails, and are derived from a +5V external reference. Figure 71 and Figure 70 illustrate the effect of not using the reference force/sense buffers to drive the DAC8881  $V_{REFL}$  and  $V_{REFH}$  pins. A slight degradation in INL and DNL performance of approximately 0.1 LSB may be seen without the use of the force/sense buffer configuration.



Figure 69. Buffered References ( $V_{REFH}$  = +4.900V and  $V_{REFL}$  = 100mV)





## OUTPUT RANGE

The maximum output range of the DAC8881 is  $V_{REFL}$  to  $V_{REFH} \times G$ , where *G* is the output buffer gain set by the GAIN pin. When the GAIN pin is connected to DGND, the output buffer gain = 1. When the GAIN pin is connected to IOV<sub>DD</sub>, the output buffer gain = 2. The output range must not be greater than AV<sub>DD</sub>; otherwise, output saturation occurs. The DAC8881 output transfer function is given in Equation 1:

$$V_{OUT} = \frac{V_{REFH} - V_{REFL}}{65536} \times CODE \times Buffer Gain + V_{REFL}$$

(1)

Where:

CODE = 0 to 65535. This is the digital code loaded to the DAC.

Buffer Gain = 1 or 2 (set by the GAIN pin).

 $V_{REFH}$  = reference high voltage applied to the device.

 $V_{REFL}$  = reference low voltage applied to the device.

### **INPUT DATA FORMAT**

The USB/ $\overline{BTC}$  pin defines the input data format. When this pin is connected to  $IOV_{DD}$ , the input data format is straight binary, as shown in Table 1. When this pin is connected to DGND, the input data format is two's complement, as shown in Table 2.

Table 1.	Output	vs Str	aight	Binary	Code
----------	--------	--------	-------	--------	------

USB CODE	5V RANGE	DESCRIPTION
FFFFh	+4.99992	+Full-Scale – 1LSB
C000h	+3.75000	3/4-Scale
8000h	+2.50000	Midscale
4000h	+1.25000	1/4-Scale
0000h	0.00000	Zero-Scale

### Table 2. Output vs Two's Complement Code

BTC CODE	5V RANGE	DESCRIPTION
7FFFh	+4.99992	+Full-Scale – 1LSB
4000h	+3.75000	3/4-Scale
0000h	+2.50000	Midscale
FFFFh	+2.49992	Midscale – 1LSB
C000h	+1.25000	1/4-Scale
8000h	0.00000	Zero-Scale

## POWER DOWN

The DAC8881 has a hardware power-down function. When the PDN pin is high, the device is in power-down mode. The  $V_{OUT}$  pin is connected to ground through an internal  $10k\Omega$  resistor, but the contents of the input register and the DAC latch do not change. In power-down mode, SPI communication is still active.

## HARDWARE RESET

When the RST pin is low, the device is in hardware reset mode, and the input register and DAC latch are set to the value defined by the RSTSEL pin. After RST goes high, the device is in normal operating mode.

## **POWER-ON RESET**

The DAC8881 has a power-on reset function. After power-on, the value of the input register, the DAC latch, and the output from the  $V_{OUT}$  pin are set to the value defined by the RSTSEL pin.

### **PROGRAM RESET VALUE**

After a power-on reset or a hardware reset, the output voltage from the  $V_{OUT}$  pin and the values of the input register and DAC latch are determined by the status of the RSTSEL pin and the input data format, as shown in Table 3.

RSTSEL PIN	USB/BTC PIN	INPUT FORMAT	V <sub>OUT</sub>	VALUE OF INPUT REGISTER AND DAC LATCH
DGND	IOV <sub>DD</sub>	Straight Binary	0	0000h
IOV <sub>DD</sub>	IOV <sub>DD</sub>	Straight Binary	Midscale	8000h
DGND	DGND	Two's Complement	Midscale	0000h
IOV <sub>DD</sub>	DGND	Two's Complement	0	8000h

#### Table 3. Reset Value

### SERIAL INTERFACE

The DAC8881 is controlled by a versatile 3-wire serial interface that operates at clock rates of up to 50MHz and is compatible with SPI, QSPI<sup>™</sup>, MICROWIRE<sup>™</sup>, and DSP<sup>™</sup> interface standards.

#### Input Shift Register

Data are loaded into the device as a 16-bit word under the control of the serial clock input, SCLK. The timing diagrams for this operation are shown in the *Timing Diagram* section.

The  $\overline{CS}$  input is a level-triggered input that acts as a frame synchronization signal and chip enable. Data can be transferred into the device only while  $\overline{CS}$  is low. To start the serial data transfer,  $\overline{CS}$  should be taken low, observing the minimum  $\overline{CS}$  falling edge to SCLK rising edge setup time, t<sub>2</sub>. After  $\overline{CS}$  goes low, serial data are clocked into the device input shift register on the rising edges of SCLK for 16 or more clock pulses. If a frame contains less than 16 bits of data, the frame is invalid. Invalid data are not written into the input register and DAC, although the input register and DAC will continue to hold data from the preceding valid data cycle. If more than 16 bits of data are transmitted in one frame, the last 16 bits are written into the shift register and DAC.  $\overline{CS}$  may be taken high after the rising edge of the 16th SCLK pulse, observing the minimum SCLK rising edge to  $\overline{CS}$ . When data have been transferred into the input register of the DAC, the corresponding DAC register and DAC output can be updated by taking the  $\overline{LDAC}$  pin low.

#### Stand-Alone Mode

When the SDOSEL pin is tied to  $IOV_{DD}$ , the interface is in Stand-Alone mode. This mode provides serial readback for diagnostic purposes. The new input data (16 bits) are clocked into the device shift register and the existing data in the input register (16 bits) are shifted out from the SDO pin. If more than 16 SCLKs are clocked when  $\overline{CS}$  is low, the contents of the input register are shifted out from the SDO pin, followed by zeroes; the last 16 bits of input data remain in the shift register. If less than 16 SCLKs are clocked while  $\overline{CS}$  is low, the data from the SDO pin are part of the data in the input register and must be ignored. Refer to Figure 2 for further detail.

#### Daisy-Chain Mode

When the SDOSEL pin is tied to GND, the interface is in Daisy-Chain mode. For systems that contain several DACs, the SDO pin may be used to daisy-chain several devices together.

In Daisy-Chain mode, SCLK is continuously applied to the input shift register while  $\overline{CS}$  is low. If more than 16 clock pulses are applied, the data ripples out of the shift register and appears on the SDO line. These data are clocked out on the falling edge of SCLK and are valid on the rising edge. By connecting this line to the DIN input

on the next DAC in the chain, a multi-DAC interface is constructed. 16 clock pulses are required for each DAC in the system. Therefore, the total number of clock cycles must be equal to  $(16 \times N)$ , where N is the total number of devices in the chain. When the serial transfer to all devices is complete,  $\overline{CS}$  should be taken high. This action prevents any further data from being clocked into the input shift register. The contents in the shift registers are transferred into the relevant input registers on the rising edge of the  $\overline{CS}$  signal.

A continuous SCLK source may be used if  $\overline{CS}$  can be held low for the correct number of clock cycles. Alternatively, a burst clock containing the exact number of clock cycles can be used and  $\overline{CS}$  can be taken high some time later. When the transfer to all input registers is complete, a common LDAC signal updates all DAC registers, and all analog outputs update simultaneously.

#### DOUBLE-BUFFERED INTERFACE

The DAC8881 has a double-buffered interface consisting of two register banks: the input register and the DAC latch. The input register is connected directly to the input shift register and the digital code is transferred to the input register upon completion of a valid write sequence. The DAC latch contains the digital code used by the resistor R-2R ladder. The contents of the DAC latch defines the output from the DAC.

Access to the DAC register is controlled by the <u>LDAC</u> pin. When <u>LDAC</u> is high, the DAC register is latched and the input register can change state without affecting the contents of the DAC latch. When <u>LDAC</u> is low, however, the DAC latch becomes transparent and the contents of the input register is transferred to the DAC register.

#### Load DAC Pin (LDAC)

LDAC transfers data from the input register to the DAC register (and, therefore, updates the DAC output). The contents of the DAC latch (and the output from DAC) can be changed in two ways, depending on the status of LDAC.

#### Synchronous Mode

When LDAC is tied low, the DAC register updates as soon as new data are transferred into the input register after the rising edge of CS.

#### Asynchronous Mode

When LDAC is high, the DAC latch is latched. The DAC latch (and DAC output) is not updated at the same time that the input register is written to. When LDAC goes low, the DAC register updates with the contents of the input register.

#### **1.8V TO 5.5V LOGIC INTERFACE**

All digital input and output pins are compatible with any logic supply voltage between 1.8V and 5.5V. Connect the interface logic supply voltage to the  $IOV_{DD}$  pin. Although timing is specified down to 2.7V (see the *Timing Characteristics*),  $IOV_{DD}$  can operate as low as 1.8V, but with degraded timing and temperature performance. For the lowest power consumption, logic V<sub>IH</sub> levels should be as close as possible to  $IOV_{DD}$ , and logic V<sub>IL</sub> levels should be as close as possible to GND. Note that the DAC8881 core internal digital logic operates from the same voltage as the 2.7V to 5.5V AV<sub>DD</sub> supply, so the DV<sub>DD</sub> pin must also be connected to the AV<sub>DD</sub> supply voltage.

# **APPLICATION INFORMATION**

#### **BIPOLAR OPERATION USING THE DAC8881**

The DAC8881 is designed for single-supply operation; however, a bipolar output range is also possible using the circuit shown in Figure 72. This circuit gives a bipolar output voltage range of  $V_{BIP}$ , where  $V_{BIP}$  is represented by Equation 2. Note that for this circuit to work, the DAC8881 must operate in the gain = 1X mode configuration with GAIN = DGND. The output voltage for any input code can be calculated with Figure 72:

$$V_{BIP}(CODE) = \left[1 + \frac{R_3}{R_2} + \frac{R_3}{R_1}\right] \times \frac{CODE}{65536} - \frac{R_3}{R_1} \times V_{REF}$$
(2)

Where:

 $V_{BIP}(CODE)$  = bipolar output voltage versus CODE from the OPA211.

CODE = 0 to 65535. This is the digital code loaded to the DAC.

 $V_{REF}$  = reference high voltage applied to the DAC8881.

By first choosing a value for resistor  $R_3$ ,  $R_1$  and  $R_2$  can be determined by Equation 3 and Equation 4, respectively:

$$R_{1} = \frac{V_{\text{REF}}}{V_{\text{BIP}}} \times R_{3}$$

$$R_{2} = \frac{V_{\text{REF}} \times R_{3}}{\frac{1}{1} + \frac{1}{1} +$$

$$V_{\rm BIP} - V_{\rm REF}$$
(4)

Where:

 $V_{BIP}$ = peak desired output voltage for bipolar output.

 $V_{REF}$  = reference high voltage applied to the DAC8881. NOTE:  $V_{BIP} \ge V_{REF}$ .

 $R_3 = OPA211$  feedback resistor chosen by user.

Note that  $R_2$  is not required in the circuit of Figure 72 for bipolar output voltage ranges equal to  $\pm V_{REF}$ .

Using the previous equations, and with  $V_{REF} = 5V$  and  $R_3$  set to  $10k\Omega$ , a ±8V output span can be achieved with  $R_1$  calculated to be 6.25k $\Omega$  and  $R_2$  to be 16.67k $\Omega$ .

Similarly, a near ±15V rail-to-rail output can be achieved with  $R_1$  calculated to be 3.33k $\Omega$  and  $R_2$  calculated to be 5k $\Omega$ .



NOTE: Some pins omitted for clarity.

Figure 72. Bipolar Operation Using the DAC8881

### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
DAC8881SRGER	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC8881SRGERG4	ACTIVE	VQFN	RGE	24	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC8881SRGET	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC8881SRGETG4	ACTIVE	VQFN	RGE	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal													
	Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	DAC8881SRGER	VQFN	RGE	24	3000	330.0	12.4	4.3	4.3	1.5	8.0	12.0	Q2
	DAC8881SRGET	VQFN	RGE	24	250	330.0	12.4	4.3	4.3	1.5	8.0	12.0	Q2



# PACKAGE MATERIALS INFORMATION

19-Mar-2008



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
DAC8881SRGER	VQFN	RGE	24	3000	340.5	333.0	20.6	
DAC8881SRGET	VQFN	RGE	24	250	340.5	333.0	20.6	

# **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.





#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View Exposed Thermal Pad Dimensions

NOTES:

- 1) All linear dimensions are in millimeters
- 2) The Pin 1 Identification mark is an optional feature that may be present on some devices In addition, this Pin 1 feature if present is electrically connected to the center thermal pad and therefore should be considered when routing the board layout.

# RGE (S-PVQFN-N24)



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication  $\ensuremath{\mathsf{IPC-7351}}$  is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated